I. INTRODUCTION
With options running out to sustain the conventional planar MOSFET design at extremely scaled lengths affected by short channel effects (SCEs), alternate structures and materials are being tested including the FinFET and gate-all-around MOSFET (GAAMOSFET) design. GAAMOSFET has been labeled as the future building block of nanoelectronics [1] .
The scaling theory presented in [2] investigates design constraints of GAAMOSFET devices. The study determines device dimensions including silicon channel radius R and dielectric thickness t ox (essential in controlling the SCEs inherent in the device) necessary to maintain an acceptable subthreshold slope (SS) performance of the device. However, this scaling scheme is for ideal surrounding gate devices; the theory neglects the impact of interface trap charge on GAAMOSFET device SS performance. It is well documented that the interface trap density of states found at the silicon/dielectric boundary are responsible for SS degradation of the device [3] .
Further, most available GAAMOSFET analytical models don't take channel doping into consideration and also ignore the critical interface trap charge parameter [4, 5] . In recent times however a few models have come up that do consider interface trap charge and/or channel doping concentration [6, 7] . Z. Chen et al. [6] , for instance considers interface trap charge but ignores the important doping parameter, and Y. S. Yu et al. [7] considers interface trap charge as well as channel doping concentration but only considers one interface trap level in the bandgap. B. H. Hong et al. [8] used the same methodology as [7] , i.e. empirical fitting of interface trap charge parameter using only one interface trap level in the bandgap, but undoped channel was considered in [8] . Practical MOSFETs exhibit a range of SS values in the subthreshold region which equates to the presence of interface trap states distributed throughout the bandgap [9] [10] [11] . Therefore, for realistic modeling, it should not consider one interface trap level in the bandgap, but it should consider an interface trap distribution in the bandgap. Further, the channel doping concentration also affects the surface potential [12] , although the GAAMOSFETs devices are generally low doped but there is inherently some unintentional channel doping concentration present owing to the fabrication process. It can thus be safely concluded that with the limitations mentioned above, the available GAAMOSFET compact models don't meet the requirements for realistic modeling. An analytical surface potential model that takes into account both interface trap charge parameter considering interface trap distribution and channel doping concentration is thus highly desirable.
In our previous work [13] we introduced an implicit GAAMOSFET surface potential based drain current compact model that takes into account interface trap charge distribution. The model is iterative and does not consider channel doping concentration. In this study we present an explicit, non-iterative surface potential calculation-method that simultaneously takes into account interface trap states as well as channel-doping concentration in surface potential calculation of GAAMOSFET. The model is presented in section II and verified extensively by 3D numerical simulation. The results from the model are used to find the qualitative and quantitative impact of interface trap charge on SS degradation (Section III) (by using our previously reported extracted interface trap charge values) by employing the aforementioned scaling theory. Design constraints of GAAMOSFET device are investigated with emphasis on the effect of interface trap charge on device SS performance.
II. MODEL FORMULATION
Schematic of GAAMOSFET is shown in Fig. 1 
where q is the electronic charge, ε si is the permittivity of silicon, n and n i are the induced electron concentration and intrinsic carrier concentration in cm -3 , respectively, V ch is the drain-source bias, and v th is the thermal voltage (=kT/q, k is the Boltzmann constant and T is temperature). According to Gauss's law, the total charge Q T is given by the following equation,
where V gs , Df, and C ox are the gate-source bias, workfunction difference, and gate capacitance, respectively. No analytical solution exists for (1) using the normal integration routine due to the non-linear coupling effect between the induced charge and the depletion charge. However, for low doped silicon body, the coupling effect between the depletion charge and the inversion charge is not very strong, as the two parameters dominate different device operating regions. This ensures that the Poisson equation can be solved using the superposition principle. It must be pointed out that the superposition principle is only valid for low doping concentration and breaks down for a channel doping concentration exceeding 10 18 cm -3 . This upper limit, however, is not of practical importance to GAAMOSFET devices in which the channel is undoped. The only doping present is unintentional doping which is process induced and lies well within the upper limit value [14] [15] [16] . After solving Poisson equation for induced carrier charge and depletion charge and using the super-position principle, the final solution is given by, ( )
where n o is the induced electron concentration in the center of the channel and L D is the Debye length of the silicon channel in cm. Total charge Q T = Q dep + Q inv is given by [17] ( )
Substituting (5) and (6) in (4), and using the Lambert W function we get a closed-form solution of surface potential j s as follows [18] , 
where W 0 is the principal branch of the Lambert-W function. Eq. (7) contains an additional interface trap charge term (Q it ) as compared to the surface potential equation given in [15] . For center potential, the following smoothing function is used.
Interface trap charge Q it is given by [19] , (7) contains an additional interface trap charge term (Q it ) as compared to the surface potential equation given in [18] . From (12) , Q it is dependent on surface potential through the electron and hole surface carrier concentration terms n s and p s . Also, calculation of j s requires knowledge of Q it (from (7)). Therefore, solution for Q it and j s requires an exhaustive self-consistent calculation of both Q it and j s terms. Any available interface trap density D it could be used in self-consistent calculation of Q it and j s parameters. The self-consistent calculation procedure has been explained in our previous work [13] . By using this method, interface trap charge can be applied to compact models of MOSFET or multigate MOSFETs [2, 4, 5, 7, [20] [21] [22] . Fig. 2 shows the surface potential j s as a function of gate voltage V gs . A standard numerical simulation tool [23] was used to compare the results of the analytical model (lines) with the 3D numerical simulation results (symbols) as shown in Fig. 2 . Drift-Diffusion transport model, constant mobility model, Fermi-Dirac statistics, and Shockley-Read-Hall recombination model were used in the simulation. Fig. 1(b) shows the simulated crosssection of the GAAMOSFET. The numerical simulation and analytical model results are in excellent agreement. Our method includes both the interface trap state distribution and channel doping concentration parameters which is the main advantage of our method over [4] [5] [6] which either ignore one or the other or both parameters, and Ref. [7] which considers only one interface trap level whilst taking into account channel doping concentration. Further, our model has advantage over BSIM.CMG model as our model allows user definable input of interface trap density of states value through the D it parameter in (11), whereas BSIM.CMG is an empirical model based on input of fixed, previously extracted interface trap capacitance (C it ) values [22, 24] .
III. QUALITATIVE EFFECT OF INTERFACE TRAP STATES ON DEVICE SS PERFORMANCE
The scaling theory presented in [2] gives design constraints of GAAMOSFET devices. Device dimensions including silicon channel radius R and oxide thickness tox are isolated in a term called λ in the solution of poisson equation given by the following equation [25, 26] . , ) ( ) ( The scaling factor a is expressed as , 2l
where L EFF is device's channel length and l term contains the short channel effects inherent in the device. According to the theory, in order to maintain a constant SS and drain induced barrier lowering (DIBL) value the scaling factor a needs to be maintained at a value > 2.3.
With interface trap charge considered the SS increases. The increase in SS adds an extra dimension to the scaling requirements in addition to the usual scaling scheme employed.
The results of the original scaling scheme are shown in Fig. 3 and compared with the new scaling scheme including the effect of interface trap charge. Symbols and lines denote numerical simulation and analytical model results, respectively. Black squares (and solid line) represent results with no interface trap charge considered (original scaling theory results), red circles (and dotted line) include results with Q it considered resulting in an increased SS, and blue triangles (and dashed line) show scaled devices to achieve an optimum SS value.
Comparing black and blue symbols, it appears that a needs to be increased by approximately 31% to achieve a SS value close to 60 mV/dec to compensate for SS This optimization (decrease in SS) was achieved by scaling t ox from 3 nm (red symbols and dotted line) to t ox = 0.6 nm (blue symbols and dashed line) which results in an increase of the a value as shown in Fig. 3 .
Decreasing t ox increases the gate capacitance C ox which in turn helps reduce the SS values according to the following equation [3] .
where C D is the depletion capacitance. Fig. 4 shows the surface potential j s as a function of gate voltage V gs at different gate oxide thickness and interface trap charges. It shows the corresponding surface potential and total capacitance. Symbols and lines denote numerical simulation and analytical model, respectively. With t ox =3 nm, the presence of Q it severely degrades the surface potential (circles and dotted line). By scaling t ox from 3 nm with Q it considered (circles and dotted line) to t ox = 0.6 nm with Q it considered (triangles and dashed line) restores the surface potential as compared to the ideal (Q it = 0) case (squares and solid line).
Device with a thinner t ox clearly shows less effect of interface trap charge on device surface potential because of increased gate capacitance, according to the following expression.
where C T is the absolute total capacitance, C s is the semiconductor capacitance. Total capacitance C T of 2 devices with equivalent Q it but different t ox is shown in Fig. 5 . Symbols and lines denote numerical simulation and analytical model, respectively. The increased C ox value due to thinner t ox =0.6 nm (squares and solid line) then dominates the total capacitance value C T , resulting in an increase in C T value as shown in Fig. 5 . The device with thicker t ox =3 nm (circles and dashed line) shows lower C T as compared to the device with thinner t ox (squares and solid line). Equivalent interface trap charge parameter Q it was considered for both the thin t ox (=0.6 nm) and thick t ox (=3 nm) cases. For a given silicon channel radius R and channel length, the minimum oxide thickness to maintain a SS value of < 80 mV/dec was determined, shown in Fig. 6 . Symbols and lines denote numerical simulation and analytical model, respectively. Scaling channel radius doesn't have a pronounced effect on device's SS performance as far as the impact of interface trap charge is concerned for a reasonably long channel device i.e. 300 nm (squares and solid line) as shown in Fig. 5 constant t ox of 1 nm is required to maintain a SS < 80 mV/dec for different R-values. However, in order to compensate both for the SCEs and the effect of interface trap states of shorter channel length devices t ox needs to be scaled by a factor of about 10% (with 1 nm as the reference) for every 10 nm increase in R (red, blue symbols and dashed, dotted lines in Fig. 6 representing L EFF =100 nm and 80 nm, respectively). For L EFF < 80 nm, a t ox < 0.6 nm was found to be required to maintain a SS < 80 mV/dec which would be impractical in realistic devices.
IV. CONCLUSIONS
Surface potential calculation method with the consideration of interface trap charge parameter and doped silicon channel was introduced. The model was found to be in excellent agreement with 3D numerical simulation results. Design constraints of GAAMOSFET device with emphasis on the impact of interface trap on devices' SS were discussed, by employing a GAAMOSFET scaling theory. It was found that the natural length needed to be increased by about 31 % to achieve a SS of close to 60 mV/dec and minimum oxide thickness needed to be approximately 1 nm to achieve a SS of <80 mV/dec for a relatively long channel device whereas, for shorter channel length devices i.e. up to 80 nm, t ox needed to be scaled by 10 about 10 % for every 10 nm increase in R. Devices with channel lengths < 80 nm were found to require impractically small t ox < 0.6 nm to achieve a SS < 80 mV/dec. 
